## SEMICONDUCTOR LIGHT EMITTING DEVICE

SACKGROUND OF THE INVENTION

5

10

15

20

25

30

35

The present invention relates to a semiconductor Particularly, this invention light emitting device. relates to a semiconductor light emitting device with less crystal defects and high performance.

Figure 1 shows a conventional semiconductor light emitting device at its cross section. This semiconductor light emitting device consists of: a semiconductor substrate 11 of n-type gallium arsenide (GaAs); a transparent buffer layer 12 of n-type GaAs; a reflective layer 13 consisting of laminated two layers of indium aluminum phosphate (InAlP) / GaAs ( InAlP on GaAs); a lower clad layer 14 of n-type InGaAlP; an active layer 15 of undoped InGaAlP; an upper clad layer 16 of p-type InGaAlP; a transparent current diffusing layer 17 of p-type AlGaAs; a contact layer 18 of p-type GaAs; an upper electrode 19 and a lower electrode 20.

The buffer layer 12 prevents faults from being produced due to contamination of the surface of the semiconductor substrate 11 and also prevents the active layer 15 from being infected with the defects.

The reflective layer 13 reflects light emitted by the active layer 15 so that the emitted light does not enter the buffer layer 12 and the semiconductor substrate 11 made of light absorbent material. For this reason, the reflective layer 13 consists of semiconductor layers of InAlP and GaAs laminated with each other in a predetermined The layers of InAlP and GaAs have different thickness. The lower refractive indices to the emitted light. and upper clad layers 14 and 16 keep charge carriers injected into the active layer 15 to achieve high luminous efficiency.

The active layer 15 consists of  $In_{1-y}$  ( $Ga_{1-x}$   $Al_x$ ) The components "x" and "y" and the layer construction determine energy gap. The active layer 15 emits light of wavelength corresponding to the energy gap when the injected carriers recombine with each other.

The current diffusing layer 17 diffuses current thereacross to take out the emitted light through whole region of the layer 17 not only directly below the upper electrode 19.

The current diffusing layer 17 is made of transparent material (p-type AlGaAs) that has a small absorbing coefficient to the emitted light wavelength.

The contact layer 18 makes better ohmic contact between the current diffusing layer 17 and the upper electrode 19.

The upper electrode 19 is a p-type electrode of Au layer which contains zinc. Through the upper electrode 19, a current is injected into a chip of the semiconductor light emitting device. The upper electrode 19 spreads the current over entire region of the semiconductor chip. Further, the upper electrode 19 is formed so as not to shatter the emitted light. The upper electrode 19 also acts as a bonding pad.

formed as a layer which contains germanium. The lower electrode 20 drains the current.

Another conventional semiconductor light emitting device is disclosed by Japanese Patent Laid-Open NO. 4 (1992) - 212479. The conventional device is a light emitting diode with double hetero-configuration. In this device, an InGaAlP active layer is interposed between two clad layers.

required advanced epitaxy aiming at epitaxial growth with better crystallization, or fewer crystal defects. This epitaxial growth achieves higher device reliability. Further, such a light emitting device is fabricated with molding material of low resin stress. The low-resin stress negatives decrease in luminescence after the light

35

30

5

10

15

20

25

or a emitting device is driven.

keep

However, it is very hard to achieve fewer crystal defects in all layers grown by epitaxy. Device selection for quality in accordance with the number of crystal defects in all epitaxy-grown layers lowers device production yields. Further, low- and high-temperature degradation tests, after packaging the devices with molding resin, tend to produce much degradation devices.

## SUMMARY OF THE INVENTION

A purpose of the present invention is to provide a semiconductor light emitting device with high reliability and production yields.

The present invention provides a semiconductor light emitting device including: a hetero-configuration having an active layer that emits light when charge carriers are injected, a first clad layer, and a second clad layer, the active layer being interposed between the clad layers, the first and second clad layers keeping the injected charge carriers in the active layer; a first and a second electrode, the hetero-configuration being interposed between the electrodes; and a first dense defect injected layer, provided between the first electrode and the hetero-configuration, the first dense defect—injected layer being made of material being more fragile than the hetero-configuration, the first dense defect—injected layer preventing defects injected into the hetero-configuration.

The device may further include a second dense defect—injected layer, provided between the second electrode and the hetero-configuration. The second dense defect—injected layer is made of material being more fragile than the hetero-configuration. The second dense defect—injected layer prevents defects injected into the hetero-configuration.

The hetero-configuration may be a double heteroconfiguration in which the active layer is undoped, and the first and second clad layers are doped for a specific

a elnut 21 > 25

a

5

10

15

20

0

a a >

conductivity type.

The device may further include a current diffusion layer, provided between the first electrode and the first dense defect-injected layer. The current diffusion layer diffuses current applied through the first electrode.

The device may further include a semiconductor substrate provided between the second electrode and the hetero-configuration and a buffer layer provided on the semiconductor substrate. The buffer layer prevents defects from being generated in the semiconductor substrate or prevents the defects being expanded into the active layer.

The present invention further provides a semiconductor light emitting device including: a hetero-configuration having an active layer that emits light when charge carriers are injected, a first clad layer, and a second 15 clad layer, the active layer being interposed between the clad layers, the first and second clad layers keeping the injected charge carriers in the active layer; a first and a second electrode, the hetero-configuration being interposed between the electrodes; and a dense defect-injected 20 layer, provided between the first electrode and the heteroconfiguration, the dense defect-injected layer being made of material being more fragile than the hetero-configuration, the dense defect-injected layer preventing defects from extending of microaling layer preventing defects injected into the hetero-configuration; a current diffusion 25 layer, provided between the first electrode and the dense defect-injected layer, the current diffusion layer diffusing current applied through the first electrode; a contact layer, provided between the first electrode and the current diffusion layer, the contact layer making ohmic contact 30 between the first electrode and the current diffusion layer; a semiconductor substrate, provided between the second electrode and the hetero-configuration; a buffer layer, provided on the semiconductor substrate, the buffer layer preventing defects being generated in the semiconductor substrate or prevents the defects being expanded into 35

the active layer; and a reflective layer, provided on the

a

5

10

٥

..a

a

buffer layer, the reflective layer reflecting light emitted by the active layer so that the emitted light does not enter the buffer layer and semiconductor substrate.

The present invention further provides a semiconductor light emitting device including: a hetero-configuration having an active layer that emits light when charge carriers are injected, a first clad layer and a second clad layer, the active layer being interposed between the clad layers, the first and second clad layers keeping the injected charge carriers in the active layer; a first and a second electrode, the hetero-configuration being interposed between the electrodes; a first dense defect-injected layer, provided between the first electrode and the heteroconfiguration, the first dense defect-injected layer being made of material being more fragile than the heterothe first dense from extending o defect-injected layer configuration, preventing defects injected into the hetero-configuration; a current diffusion layer, provided between the first electrode and the first dense defect-injected layer, the current diffusion layer diffusing current applied through the first electrode; a contact layer, provided between the first electrode and the current diffusion layer, contact layer making ohmic contact between the first electrode and the current diffusion layer; a second dense defect-injected layer, provided between the second electrode and the hetero-configuration, the second dense defect-injected layer being made of material being more. fragile than the hetero-configuration, the second dense defect-injected layer preventing defects injected into the hetero-configuration; and a buffer layer, provided on the second electrode, the buffer layer preventing defects being generated in the semiconductor substrate or prevents the defects being expanded into the active layer.

~ 25 ~ 24>

5

10

20

30

a

0

a

## 35 BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a sectional schematic illustration of a conventional semiconductor light emitting device;

cross

FIG. 2 is a sectional schematic illustration of a preferred embodiment of a semiconductor light emitting device according to the present invention;

FIG. 3 is a graphical representation of variation of luminance efficiency;

FIGS. 4A and 4B show fragmentary sectional views of the conventional sample chip and that of the present invention;

FIG. 5 is a graphical representation of comparison
the device characteristics of the conventional sample chip
and that of the present invention; and

and that of the present invention; and

FIG. 6 is a sectional schematic illustration of
another preferred embodiment of a semiconductor light
emitting device according to the present invention.

15

20

25

30

35

a

0

5

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments will be described with reference to the attached drawings.

Figure 2 shows a sectional schematic illustration of an embodiment of the semiconductor light emitting device according to the present invention. The layers of the same reference numerals as the layers shown in FIG. 1 function the same as those conventional device layers.

This semiconductor light emitting device includes: a buffer layer 12 of n-type GaAs; a reflective layer 13 consisting of laminated two layers of indium aluminum phosphate (InAlP)/GaAs (InAlP on GaAs); a lower clad layer 14 of n-type InGaAlP; an active layer 15 of undoped InGaAlP; an upper clad layer 16 of p-type InGaAlP; a dense defect-injected layer 30; a current diffusing layer 17 of p-type AlGaAs; and a contact layer 18 of p-type GaAs. These layers are formed in order on a semiconductor substrate 11 of n-type gallium arsenide (GaAs). A double hetero-configuration consists of the lower clad layer 14, the active layer 15 and the upper clad layer 16. An upper electrode 19 is formed beneath the substrate 11.

Either of the buffer layer 12 and the current diffusing layer 17 may be omitted. The reflective layer 13 and the contact layer 18 may also be omitted.

compared to the conventional device of FIG. 1, the feature of the embodiment of FIG. 2 is the dense defecting injected layer 30 interposed between the p-type InGaAlP upper clad layer 16 and the p-type AlGaAs current diffusing layer 17. The dense defect-injected layer 30 is made of 50 nm-thick InP mixed crystal that is more fragile than the p-type InGaAlP upper clad layer 16.

The semiconductor light emitting device is fabricated as follows:

The layers described above are grown epitaxially one by one on the n-type GaAs substrate 11 formed on a semiconductor wafer as describe below. These epitaxial growthy are performed in a chemical vapor deposition (CVD) reaction chamber. A carrier gas (hydrogen) flows into the CVD reaction chamber at a gas flow rate of 101/min. The semiconductor substrate 11 is annealed at a temperature in the range of 720° to 870° C.

- (1) Trimethylgullium (TMG) and arsenic hydride (AsH<sub>3</sub>) flow into the chamber at a gas flow rate in the range of 20 to 400 ccm and 500 to 800 ccm, respectively. Further, silicon hydride (SiH<sub>4</sub>) flows at a gas velocity in the range of 10 to 15 ccm for doping to form the n-type GaAs buffer layer 12 on the substrate 11.
- (2) Trimethylgullium and AsH<sub>3</sub> flow again at the same gas flow rates in step (1) to form a GaAs layer on the buffer layer 12. Further, trimethylindium (TMI), trimethylaluminum (TMA) and phosphorus hydride (PH<sub>3</sub>) flow at a gas velocity in the range of 0.5 to 0.8 ccm, 10 to 300 ccm and 250 to 400 ccm, respectively, to form an InAlP layer on the GaAs layer to form the InAlP/GaAs reflective layer 13.
- (3) Trimethylindium, TMG, TMA and  $PH_3$  flow at the same gas flow rates in the above steps. Further,  $SiH_4$

a s

dra 57

a

,-

25

20

15

30

flows at the same gas flow rate in step (1) to form the ntype InGaAlP lower clad layer 14 on the reflective layer 13.

(4) Trimethylgullium, TMG, TAM and PH<sub>3</sub> flow at the same gas flow rates in the above steps to form the undoped InGaAlP active layer 15 on the lower clad layer 14.

5

10

15

20

25

30

35

0

0

- (5) Trimethylgullium, TMG, TAM and PH3 flow at the same gas flow rates in the above steps. Further, dimethlylzinc (DMZ) flows at a gas velocity in the range of 0.3 to 0.5 ccm for doping to form the p-type InGaAlP upper clad layer 16 on the active layer 15.
- (6) The susceptor temperature is decreased by 100° C. Trimethylaluminum and PH<sub>3</sub> flow at the same gas flow rates in the above steps to form the dense defect—injected layer 30 of 50 nm-thick InP mixed crystal on the upper clad layer 16.
- (7) The chamber temperature decreased by 100°C in step (6) is increased to the original temperature at which the process is executed in steps (1) to (5). At this temperature, TMA, TMG and AsH<sub>3</sub> flow at the same gas flow rates in the above steps. Further, DMZ flows at the same gas flow rate in step (5) for doping to form the p-type AlGaAs current diffusing layer 17 on the dense defectinglected layer 30.
- (8) Trimethylgullium and AsH<sub>3</sub> flow at the same gas flow rates in the above steps. Further, DMZ flows at the same gas flow rate in step (5) for doping to form the ptype GaAs contact layer 18 on the current diffusing layer 17. And, Areverse
- (9) Reverse-sided lapping operation thins the substrate 11. The upper and lower electrodes 19 and 20 are deposited on the contact layer 18 and the thinned substrate 11, respectively. The semiconductor wafer on which the above multiple layers were laminated was diced and molded to obtain many chips of semiconductor light emitting devices (FIG. 2). Each chip was of 400 x 400 µm<sup>2</sup> in area

and 200 µm in height. Also produced were the chips of the conventional semiconductor light emitting devices (FIG. 1) of the same size as the present invention.

tested for luminance efficiency. A forward current of 20 mA of 5 volts was supplied to each device to find out initial luminance efficiency and luminance efficiency after 500 hour lave slapes were conducted for determining the degradation rate and liability of the semiconductor light emitting devices of the present invention and the conventional devices.

fifty sample chips were selected per sample lot from the semiconductor light emitting devices of the present invention and also from the conventional devices to determine the initial luminance efficiency and luminance efficiency after 500 hours have planted the dense defecting injected layer 30 of 50 nm-thick InP mixed crystal was grown for the devices of the present invention.

Figure 3 is a graphical representation of variation 500 hours have alapsed of the luminance efficiency after 500 hours lawe alapsed indicated by relative efficiency ratio (initial luminance efficiency / luminance efficiency after 500 hours have llapsed ciency / luminance efficiency after 500 hours lawe llapsed ciency / luminance efficiency after 500 hours clapsing).

Each dot depicts an average survival rate for 50 samples per lot (A, B, C, D, E, and F). The upper and lower ends of each bar depict the maximum and minimum survival rates, respectively. Figure 3 teaches that the sample chips of the present invention (II) survive more than the conventional sample chips (I). Further, FIG. 3 teaches that the sample chips of the present invention survive nearly the same for the lots D, E, and F.

The conventional sample chips (lot B) that survived have the least were analyzed by cathode luminescence technique.

This technique revealed an un-luminous crystallization fault 40 called a dark line as shown in FIG. 4A. Figure 4A shows a fragmentary sectional view of the conventional sample device chip of FIG. 1. The dark line crossed the current diffusing layer 17 from the device

a

10

15

20

25

5

œ

a

-

a

س

a

o<u>~</u> 30

e -

surface. Further, the dark line penetrated into the upper clad layer 16, active layer 15, and lower upper clad layer 14.

The destruction of the active (light emitting) layer 15 by the un-luminous crystallization fault 40 was deemed to cause the low survival rates, or much degradation. The dark line (fault 40) extended towards the active layer 15 from directly below a bonding wire (not shown) fixed on the upper electrode 19 of FIG. 1. It is deemed that: wire bonding caused damage to the device surface; the damage expanded due to heat by energizing and resin stress; and the expanded damage penetrated into the device as the un-luminous crystallization fault 40 that destroyed the active layer 15.

The sample device chips of the present invention were also analyzed by the cathode luminescence technique. This technique revealed an un-luminous crystallization fault 40a as shown in FIG. 4B. Figure 4B shows a fragmentary sectional view of the sample device chip of the present invention of FIG. 2. The un-luminous crystallization fault 40a produced due to wire bonding crossed the current diffusing layer 17.

However, contrary to the conventional sample device chip of FIG. 4A, the un-luminous crystallization fault 40a stopped in the 50 nm-thick dense defect-injected InP layer 30 that is the feature of the present invention. luminous crystallization fault 40a did not reach the act The fault 40a layer 15 and upper clad layer 16. the dense defect-injected layer 30 was deemed lowered luminance efficiency of the device chips of the present invention. More precisely, the dense defect injected layer 30 was deemed to prevent the un-luminous crystallization fault 40a from extending due to heat by energizing and resin stress by dispersing or absorbing. The device chips of the present invention were thus protected from newly injected defects.

áñ

م

10

15

20

25

30

2

a a

0

a

بر

Figure 4B, the fragmentary sectional view of FIG.

2, further schematically depicts prevention of secondary generated defects from being injected into the active layer 15 and upper clad layer 1 by the dense defect-injected layer 30.

This advantage was given by Inp mixed crystal for the dense defect injected layer 30. Besides Inp mixed crystal, it was given by GaP, InGaP, InAlP, AlP, and AlAs

mixed crystals.

However, InGaAs mixed crystal did not work well for the dense defect-injected layer 30. This was analyzed by observing the boundary of the InGaAs dense defect-injected layer and InGaAlP layers as the active and clad layers with cross section Transmission Electron Microscopy (TEM).

The observation revealed that; enough defects were not injected into the InGaAs layer as the dense defect; injected layer 30; the InGaAs layer could not sufficiently disperse the secondary defects injected due to bonding layer damage; and a part of the secondary defects were injected into the InGaAlP upper clad layer 16.

The observation further revealed that high restriction of the injected un-luminous crystallization fault 40a can be achieved by injecting defects only in the dense defect-injected material but not in the InGaAlP layer.

Moreover, the observation revealed as shown in FIG. 5 that: high defect restriction can be achieved when defect density (the number of defects) of the dense defect injected layer 30 is  $10^4$  / cm<sup>2</sup> or more; the difference in lattice constant is  $10^{-2}$  or more between the dense defectingected layer 30 and InGaAlP upper clad layer 16; and the dense defect-injected layer 30 is preferably of 10 nm or more in thickness.

Figure 6 shows a sectional schematic illustration of another embodiment of the semiconductor light emitting device according to the present invention. The layers of the same reference numerals as the layers shown in FIG. 2

-. -

dr. 28 >

15

20

30

35

5

a

a

a

م

a

w

function the same as those conventional device layers. And hence explanation of those are omitted here.

This embodiment does not require the semiconductor substrate 11 of FIG. 2. An upper dense defect-injected layer 30a is formed between the transparent current diffusion layer 17 and the upper clad layer 16. Further, a lower dense defect-injected layer 30b is formed between the transparent buffer layer 12 and the lower clad layer 16.

These upper and lower layers 30a and 30b restrict damage to the double hetero-configuration that consists of the n-InGaAlP lower clad layer 14. InGaAlP active layer 15 and p-InGaAlP upper clad layer 16. Further, the layers 30a and 30b restrict crystallization faults generated in the current diffusion layer 17 and buffer layer 12, respectively. The crystallization faults are generated mostly due to internal stress caused by thermal expansion and shrinkage when the devices are molded. The lower dense defect injected layer 30b only can restrict generation of crystallization faults.

The semiconductor devices of the two embodiments include the double hetero-configuration. This configuration consists of the n-type InGaAlP lower clad layer 14, p-type InGaAlP upper clad layer 16, and undoped InGaAlP active layer 15 interposed between the two clad layers.

According to the embodiments, semiconductor devices, particularly the light emitting device with high reliability, long lifetime, and high yields and of reasonable price can be obtained. The light emitting device includes a double or single hetero-configuration that consists of a pair of clad layers and an InGaAlP active layer interposed between the clad layers. During epitaxial growth of this device, a dense defect—injected layer is formed on or beneath the hetero-configuration. Or, two dense defect—injected layers are formed on and beneath the hetero-configuration. The dense defect—injected layer is made of material of two or three mixed expirate. The mixed

a

5

10

15

20

25

30

35

a

ره

a

a

س

w

o

are

crystal; is a combination of elements selected from the group consisting of In, Ga, Al, P, and As. The elements for the combination are different in lattice constant of  $10^{-2}$  or more. Further, the dense defect-injected layer includes defects of  $10^4/\text{cm}^2$  or more. Such a dense defect-injected layer prevents secondarily generated defects being injected as un-luminance crystallization faults into the important InGaAlP active (light emitting) layer.

secon first defec a 15 fragi

20

10

0

a

As described above, the present invention provides a semiconductor device configuration including at least a first layer with a first function, a second layer with a second function, and a third layer interposed between the first and second layers. The third layer is a dense defect-injected layer made of material that is more fragile, or soft, than the second layer. The third layer disperses or absorbs a dark line (the un-luminous crystal-lization fault in the embodiments) that would across the first layer and reach the second layer. The third layer thus restricts expansion of crystallization faults. The present invention is therefore useful for any semiconductor devices with a layer of specific function that should be protected by crystallization faults.